FPGA U1
1. Install the parallel port JTAG programming cable XILINX
Model Number DLC5, Parallel Cable III from the
computer parallel port to the ISL5239EVAL1 connector
J9 as follows:
? TMS to J9-7
? TCK to J9-9
? TDI to J9-16
? TDO to J9-18
? VCC to J9-19
? GND to J9-20.
2. Launch the Xilinx Device Programming iMPACT software
or any similar device programming software.
3. Select ‘File’ and then ‘Initialize Chain.’
4. This will identify the device and pop-up a file selection
window. Navigate to the desired .mcs file. In the ‘Select
Prom Part Name’ dialog box, select ‘xc18v01_vq44,’ and
then ‘OK’. This will allow the JTAG Programmer to display
the TDI - device - TDO chain, specifying the .mcs file as
5. Highlight the XC18v01 with the cursor, right click, and
select ‘Program.’ In the ‘Program Options’ dialog box,
check ‘Erase Before Programming’ and ‘Program’, then
‘OK’.
6. Verify all programming actions are completed
successfully. Troubleshoot the J9 JTAG to U3 path if
programming is unsuccessful.
7. Select File, then Exit to complete the programming
operations.
8. Remove power from the CCA.
9. Remove the serial port programming cable from
connector J9.
Eval Board Timing
The CPLD and FPGA load files constrain the devices to
particular timing parameters which are a function of the
configuration. The timing for the supplied CPLD is as
constrained in the programming files and as shown in Table
4. Additional timing information can be obtained by review of
the design utilizing Xilinx ISE or other CPLD programming
tools.
the programing file.
TABLE 4. CPLD Timing
Parameter
EXTERNAL CLOCK IN (J2)Frequency
EXTERNAL CLOCK IN (J2)Period
EXTERNAL CLOCK IN (J2) duty cycle @ 125 MHz
Delay from REF CLOCK OUT (J3) to CLOCK OUT (J10-19)
Symbol
FCLK
TCLK
Min
-
8.0
50% - 200
Max
125
-
50% + 200
7.0
Units
MHz
nS
pS
nS
in x1 mode
Delay from REF CLOCK OUT (J3) to CLOCK OUT (J10-19)
in x2, x4, or x8 mode
Setup Time from IDATA IN<17:0> (J10) to REF CLOCK
OUT (J3)
Hold Time to IDATA IN<17:0> (J10) from REF CLOCK OUT
(J3)
Setup time from QDATA IN<17:0> (J11) to REF CLOCK
OUT (J3)
Hold Time to QDATA IN<17:0> (J11) from REF CLOCK
OUT (J3)
REF CLOCK OUT falling edge (J3) to IDATA OUT<18:0>
(J1) Delay
REF CLOCK OUT falling edge (J3) to QDATA OUT<18:0>
(J5) Delay
EXT FEEDBACK IN<19:0> (J8) to EXT FDBCK CLK (J8-19)
Setup Time
EXT FEEDBACK IN<19:0> (J8) from EXT FDBCK CLK (J8-
19) Hold Time
2.0
2.0
2.0
2.0
2.0
2.0
8.0
4.0
4.0
nS
nS
nS
nS
nS
nS
nS
nS
nS
Internal vs. External Clock Drive
The ISL5239 is supplied with an on-board 125 MHz
oscillator in position U6. The board can also utilize an
external clock source through connector J2. Jumper J4
6
provides for the selection of either clock source, with the
default position J4 2-3 selecting the on-board U6 oscillator.
相关PDF资料
ISL5239KIZ IC LINEARIZER PRE-DISTORT 196BGA
ISL5416EVAL1 EVALUATION PLATFORM FOR ISL5416
ISL55005IEZ-T7 IC AMP MMIC BIPO BROADBND SC70-6
ISL55007IEZ-T7 IC AMP MMIC BIPO BROADBND SC70-6
ISL55008IEZ-T7 IC AMP MMIC BIPO BROADBND SC70-6
ISL55009IEZ-T7 IC AMP MMIC BIPO BROADBND SC70-6
ISL55010IEZ-T7 IC AMP MMIC BIPO BROADBND SC70-6
ISL55011IEZ-T7 IC AMP MMIC BIPO BROADBND SC70-6
相关代理商/技术参数
ISL5239KI 功能描述:音频 DSP PA LINEARIZER IND TEMP 1 0MM PITCH RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
ISL5239KIZ 功能描述:音频 DSP PA LINEARIZER IND 0MM PITCH BGA PACKAG RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
ISL5314 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Direct Digital Synthesizer
ISL5314_05 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Direct Digital Synthesizer
ISL5314EVAL2 制造商:Intersil Corporation 功能描述:DEV TOOL FOR COMMLINK DIRECT DGTL SYNTHESIZER - Bulk
ISL5314IN 功能描述:IC SYNTHESIZER DIGITAL 48-MQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 调节字宽(位):32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
ISL5314INZ 功能描述:IC SYNTHESIZER DIGITAL 48-MQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 调节字宽(位):32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
ISL54000 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Integrated Audio Amplifier Systems